Two-layer bus routing for high-speed printed circuit boards

Muhammet Mustafa Ozdal, Martin D. F. Wong

Research output: Contribution to journalJournal articlepeer-review

8 Citations (Scopus)


The increasing clock frequencies in high-end industrial circuits bring new routing challenges that cannot be handled by traditional algorithms. An important design automation problem for highspeed boards today is routing nets within tight minimum and maximum length bounds. In this article, we propose an algorithm for routing bus structures between components on two layers such that all length constraints are satisfied. This algorithm handles length extension simultaneously during the actual routing process so that maximum resource utilization is achieved during length extension. Our approach here is to process one track at a time, and choose the best subset of nets to be routed on each track. The algorithm we propose for single-track routing is guaranteed to find the optimal subset of nets together with the optimal solution with length extension on one track. The experimental comparison with a recently proposed technique shows the effectiveness of this algorithm both in terms of solution quality and run-time.

Original languageEnglish
Pages (from-to)213-227
Number of pages15
JournalACM Transactions on Design Automation of Electronic Systems
Issue number1
Publication statusPublished - Jan 2006

Scopus Subject Areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

User-Defined Keywords

  • High-speed
  • PCB
  • bus routing
  • min-max length constraints


Dive into the research topics of 'Two-layer bus routing for high-speed printed circuit boards'. Together they form a unique fingerprint.

Cite this