Slicing tree is a complete floorplan representation

Minghorng Lai; D. F. Wong

doi:10.1109/DATE.2001.915030

Slicing tree is a complete floorplan representation

Minghorng Lai, D. F. Wong

Office of the Provost

Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

43 Citations (Scopus)

Abstract

Slicing tree has been an effective tool for VLSI floorplan design. Floorplanners using slicing tree representation take full advantage of shape and orientation flexibility of circuit modules to find highly compact slicing floorplans. However, slicing floorplans are commonly believed to suffer from poor utilization of space when all modules are hard. For this reason, a large body of literature has recently been devoted to various new representations of non-slicing floorplans to improve space utilization. In this paper, we prove that by using slicing tree representation and compaction, all maximally compact placements of modules can be generated. In conclusion, slicing tree is a complete floorplan representation for all non-slicing floorplans as well.

Original language	English
Title of host publication	Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE 2001
Editors	Wolfgang Nebel, Ahmed Jerraya
Publisher	IEEE
Pages	228-232
Number of pages	5
DOIs	https://doi.org/10.1109/DATE.2001.915030
Publication status	Published - Mar 2001
Event	2001 Design, Automation and Test in Europe Conference and Exhibition, DATE 2001 - Munich, Germany Duration: 13 Mar 2001 → 16 Mar 2001 https://past.date-conference.com/proceedings-archive/2001/YEAR.HTM (Conference proceedings)

Publication series

Name	Proceedings of Design, Automation and Test in Europe Conference and Exhibition, DATE
ISSN (Print)	1530-1591

Conference

Conference	2001 Design, Automation and Test in Europe Conference and Exhibition, DATE 2001
Country/Territory	Germany
City	Munich
Period	13/03/01 → 16/03/01
Internet address	https://past.date-conference.com/proceedings-archive/2001/YEAR.HTM (Conference proceedings)

Scopus Subject Areas

Engineering(all)

Access to Document

10.1109/DATE.2001.915030

Cite this

@inproceedings{6131060338cf4059bd2183365423b955,

title = "Slicing tree is a complete floorplan representation",

abstract = "Slicing tree has been an effective tool for VLSI floorplan design. Floorplanners using slicing tree representation take full advantage of shape and orientation flexibility of circuit modules to find highly compact slicing floorplans. However, slicing floorplans are commonly believed to suffer from poor utilization of space when all modules are hard. For this reason, a large body of literature has recently been devoted to various new representations of non-slicing floorplans to improve space utilization. In this paper, we prove that by using slicing tree representation and compaction, all maximally compact placements of modules can be generated. In conclusion, slicing tree is a complete floorplan representation for all non-slicing floorplans as well.",

author = "Minghorng Lai and Wong, {D. F.}",

note = "Funding information: This work was partially supported by the National Science Foundalion under grant CCR-9912390, by the Texas Advanced Research Program under Grant No. 003658288, and by grants from Avant!, Intel and IBM. Publisher copyright: {\textcopyright} 2001 IEEE; 2001 Design, Automation and Test in Europe Conference and Exhibition, DATE 2001 ; Conference date: 13-03-2001 Through 16-03-2001",

year = "2001",

month = mar,

doi = "10.1109/DATE.2001.915030",

language = "English",

series = "Proceedings of Design, Automation and Test in Europe Conference and Exhibition, DATE",

publisher = "IEEE",

pages = "228--232",

editor = "Wolfgang Nebel and Ahmed Jerraya",

booktitle = "Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE 2001",

address = "United States",

url = "https://past.date-conference.com/proceedings-archive/2001/YEAR.HTM",

}

Lai, M & Wong, DF 2001, Slicing tree is a complete floorplan representation. in W Nebel & A Jerraya (eds), Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE 2001. Proceedings of Design, Automation and Test in Europe Conference and Exhibition, DATE, IEEE, pp. 228-232, 2001 Design, Automation and Test in Europe Conference and Exhibition, DATE 2001, Munich, Germany, 13/03/01. https://doi.org/10.1109/DATE.2001.915030

Slicing tree is a complete floorplan representation. / Lai, Minghorng; Wong, D. F.
Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE 2001. ed. / Wolfgang Nebel; Ahmed Jerraya. IEEE, 2001. p. 228-232 (Proceedings of Design, Automation and Test in Europe Conference and Exhibition, DATE).

Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

TY - GEN

T1 - Slicing tree is a complete floorplan representation

AU - Lai, Minghorng

AU - Wong, D. F.

N1 - Funding information: This work was partially supported by the National Science Foundalion under grant CCR-9912390, by the Texas Advanced Research Program under Grant No. 003658288, and by grants from Avant!, Intel and IBM. Publisher copyright: © 2001 IEEE

PY - 2001/3

Y1 - 2001/3

N2 - Slicing tree has been an effective tool for VLSI floorplan design. Floorplanners using slicing tree representation take full advantage of shape and orientation flexibility of circuit modules to find highly compact slicing floorplans. However, slicing floorplans are commonly believed to suffer from poor utilization of space when all modules are hard. For this reason, a large body of literature has recently been devoted to various new representations of non-slicing floorplans to improve space utilization. In this paper, we prove that by using slicing tree representation and compaction, all maximally compact placements of modules can be generated. In conclusion, slicing tree is a complete floorplan representation for all non-slicing floorplans as well.

AB - Slicing tree has been an effective tool for VLSI floorplan design. Floorplanners using slicing tree representation take full advantage of shape and orientation flexibility of circuit modules to find highly compact slicing floorplans. However, slicing floorplans are commonly believed to suffer from poor utilization of space when all modules are hard. For this reason, a large body of literature has recently been devoted to various new representations of non-slicing floorplans to improve space utilization. In this paper, we prove that by using slicing tree representation and compaction, all maximally compact placements of modules can be generated. In conclusion, slicing tree is a complete floorplan representation for all non-slicing floorplans as well.

UR - http://www.scopus.com/inward/record.url?scp=2942519339&partnerID=8YFLogxK

U2 - 10.1109/DATE.2001.915030

DO - 10.1109/DATE.2001.915030

M3 - Conference proceeding

T3 - Proceedings of Design, Automation and Test in Europe Conference and Exhibition, DATE

SP - 228

EP - 232

BT - Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE 2001

A2 - Nebel, Wolfgang

A2 - Jerraya, Ahmed

PB - IEEE

T2 - 2001 Design, Automation and Test in Europe Conference and Exhibition, DATE 2001

Y2 - 13 March 2001 through 16 March 2001

ER -

Slicing tree is a complete floorplan representation

Abstract

Publication series

Conference

Scopus Subject Areas

Access to Document

Other files and links

Fingerprint

Cite this