Simultaneous routing and buffer insertion with restrictions on buffer locations

Hai Zhou; D. F. Wong; I-Min Liu; A. Aziz

doi:10.1109/43.851998

Simultaneous routing and buffer insertion with restrictions on buffer locations

Hai Zhou, D. F. Wong, I-Min Liu, A. Aziz

Office of the Provost

Research output: Contribution to journal › Journal article › peer-review

44 Citations (Scopus)

Abstract

During the routing of global interconnects, macro blocks form useful routing regions which allow wires to go through but forbid buffers to be inserted. They give restrictions on buffer locations. In this paper, we take these buffer location restrictions into consideration and solve the simultaneous maze routing and buffer insertion problem. Given a block placement defining buffer location restrictions and a pair of pins (a source and a sink), we give a polynomial time exact algorithm to find a buffered route from the source to the sink with minimum Elmore delay.

Original language	English
Pages (from-to)	819-824
Number of pages	6
Journal	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume	19
Issue number	7
DOIs	https://doi.org/10.1109/43.851998
Publication status	Published - Jul 2000

Scopus Subject Areas

Software
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/43.851998

Cite this

@article{cc9906094fbe4cc6bb9666ab54a93bb8,

title = "Simultaneous routing and buffer insertion with restrictions on buffer locations",

abstract = "During the routing of global interconnects, macro blocks form useful routing regions which allow wires to go through but forbid buffers to be inserted. They give restrictions on buffer locations. In this paper, we take these buffer location restrictions into consideration and solve the simultaneous maze routing and buffer insertion problem. Given a block placement defining buffer location restrictions and a pair of pins (a source and a sink), we give a polynomial time exact algorithm to find a buffered route from the source to the sink with minimum Elmore delay.",

author = "Hai Zhou and Wong, {D. F.} and I-Min Liu and A. Aziz",

year = "2000",

month = jul,

doi = "10.1109/43.851998",

language = "English",

volume = "19",

pages = "819--824",

journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "IEEE",

number = "7",

}

TY - JOUR

T1 - Simultaneous routing and buffer insertion with restrictions on buffer locations

AU - Zhou, Hai

AU - Wong, D. F.

AU - Liu, I-Min

AU - Aziz, A.

PY - 2000/7

Y1 - 2000/7

N2 - During the routing of global interconnects, macro blocks form useful routing regions which allow wires to go through but forbid buffers to be inserted. They give restrictions on buffer locations. In this paper, we take these buffer location restrictions into consideration and solve the simultaneous maze routing and buffer insertion problem. Given a block placement defining buffer location restrictions and a pair of pins (a source and a sink), we give a polynomial time exact algorithm to find a buffered route from the source to the sink with minimum Elmore delay.

AB - During the routing of global interconnects, macro blocks form useful routing regions which allow wires to go through but forbid buffers to be inserted. They give restrictions on buffer locations. In this paper, we take these buffer location restrictions into consideration and solve the simultaneous maze routing and buffer insertion problem. Given a block placement defining buffer location restrictions and a pair of pins (a source and a sink), we give a polynomial time exact algorithm to find a buffered route from the source to the sink with minimum Elmore delay.

UR - http://www.scopus.com/inward/record.url?scp=0034229328&partnerID=8YFLogxK

U2 - 10.1109/43.851998

DO - 10.1109/43.851998

M3 - Journal article

AN - SCOPUS:0034229328

SN - 0278-0070

VL - 19

SP - 819

EP - 824

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IS - 7

ER -

Simultaneous routing and buffer insertion with restrictions on buffer locations

Abstract

Scopus Subject Areas

Access to Document

Other files and links

Fingerprint

Cite this