Optimum Clustering for Delay Minimization

Rajmohan Rajaraman; D. F. Wong

doi:10.1109/43.476579

Optimum Clustering for Delay Minimization

Rajmohan Rajaraman, D. F. Wong

Office of the Provost

Research output: Contribution to journal › Journal article › peer-review

12 Citations (Scopus)

Abstract

This paper addresses the problem of circuit clustering for delay minimization, subject to area capacity constraints. We use the general delay model, for which only heuristic solutions were known. We present an optimum polynomial-time algorithm for combinational circuits under this model. Our algorithm can be generalized to solve the problem under any monotone clustering constraint.

Original language	English
Pages (from-to)	1490-1495
Number of pages	6
Journal	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume	14
Issue number	12
DOIs	https://doi.org/10.1109/43.476579
Publication status	Published - Dec 1995

Scopus Subject Areas

Software
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/43.476579

Cite this

@article{c73a1c2c76df498180ccacae6d6b7b59,

title = "Optimum Clustering for Delay Minimization",

abstract = "This paper addresses the problem of circuit clustering for delay minimization, subject to area capacity constraints. We use the general delay model, for which only heuristic solutions were known. We present an optimum polynomial-time algorithm for combinational circuits under this model. Our algorithm can be generalized to solve the problem under any monotone clustering constraint.",

author = "Rajmohan Rajaraman and Wong, {D. F.}",

note = "Funding Information: This work was supported in part by the Texas Advanced Research Program under grant 003658459 and in part from an MCD Fellowship from the University of Texas at Austin. Publisher Copyright: {\textcopyright} 1995 IEEE ",

year = "1995",

month = dec,

doi = "10.1109/43.476579",

language = "English",

volume = "14",

pages = "1490--1495",

journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "IEEE",

number = "12",

}

TY - JOUR

T1 - Optimum Clustering for Delay Minimization

AU - Rajaraman, Rajmohan

AU - Wong, D. F.

N1 - Funding Information: This work was supported in part by the Texas Advanced Research Program under grant 003658459 and in part from an MCD Fellowship from the University of Texas at Austin. Publisher Copyright: © 1995 IEEE

PY - 1995/12

Y1 - 1995/12

N2 - This paper addresses the problem of circuit clustering for delay minimization, subject to area capacity constraints. We use the general delay model, for which only heuristic solutions were known. We present an optimum polynomial-time algorithm for combinational circuits under this model. Our algorithm can be generalized to solve the problem under any monotone clustering constraint.

AB - This paper addresses the problem of circuit clustering for delay minimization, subject to area capacity constraints. We use the general delay model, for which only heuristic solutions were known. We present an optimum polynomial-time algorithm for combinational circuits under this model. Our algorithm can be generalized to solve the problem under any monotone clustering constraint.

UR - http://www.scopus.com/inward/record.url?scp=0029491236&partnerID=8YFLogxK

U2 - 10.1109/43.476579

DO - 10.1109/43.476579

M3 - Journal article

AN - SCOPUS:0029491236

SN - 0278-0070

VL - 14

SP - 1490

EP - 1495

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IS - 12

ER -

Optimum Clustering for Delay Minimization

Abstract

Scopus Subject Areas

Access to Document

Other files and links

Fingerprint

Cite this