Abstract
Time-multiplexed FPGAs have the potential to dramatically improve logic density by time-sharing logic, and have become an active research for reconfigurable computing. The partitioning problem for time-multiplexed FPGAs is different from the traditional partitioning problem in that the nodes have precedence constraints among them, and the widely used iterative improvement partitioning methods such as K&L, FM are no longer applicable. All previous approaches used list scheduling heuristics. In this paper, we present a network flow based algorithm for multi-way precedence constrained partitioning, which can handle the precedence constraints while minimizing the net-cut size. The experimental results on the MCNC benchmark circuits show that our algorithm out-performs list scheduling by a big margin, with an average improvement of over 50% for bipartitioning and 20% for multi-way partitioning.
| Original language | English |
|---|---|
| Title of host publication | ICCAD '98 |
| Subtitle of host publication | Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design |
| Publisher | Association for Computing Machinery (ACM) |
| Pages | 497-504 |
| Number of pages | 8 |
| ISBN (Print) | 9781581130089 |
| DOIs | |
| Publication status | Published - 8 Nov 1998 |
| Event | 1998 IEEE International Conference on Computer-Aided Design, ICCAD 1998 - San Jose, United States Duration: 8 Nov 1998 → 12 Nov 1998 https://dl.acm.org/doi/proceedings/10.1145/288548 (Conference proceedings) |
Publication series
| Name | IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers |
|---|---|
| ISSN (Print) | 1092-3152 |
| ISSN (Electronic) | 1558-2434 |
Conference
| Conference | 1998 IEEE International Conference on Computer-Aided Design, ICCAD 1998 |
|---|---|
| Country/Territory | United States |
| City | San Jose |
| Period | 8/11/98 → 12/11/98 |
| Internet address |
|