Abstract
As the design complexities continue to grow, the need to efficiently analyze circuit timing with billions of transistors is quickly becoming the major bottleneck to the overall chip design flow. In this work we introduce a distributed timer that (1) has scalable performance, (2) can be seamless integrable to existing EDA applications, (3) enables transparent resource management, (4) has robust fault-tolerant control. We evaluate the distributed timer using a set of large industry benchmarks on a cluster with 24 nodes. The results show that the proposed timer achieves full accuracy over all designs with high performance and good scalability.
Original language | English |
---|---|
Title of host publication | 56th ACM/IEEE Design Automation Conference - Proceedings 2019 |
Publisher | Association for Computing Machinery (ACM) |
Pages | 1-2 |
Number of pages | 2 |
ISBN (Electronic) | 9781450367257 |
ISBN (Print) | 9781728124261 |
DOIs | |
Publication status | Published - Jun 2019 |
Event | 56th ACM/IEEE Design Automation Conference, DAC 2019 - Las Vegas, United States Duration: 2 Jun 2019 → 6 Jun 2019 https://ieeexplore.ieee.org/xpl/conhome/8791231/proceeding (Link to conference proceedings) https://dl.acm.org/doi/proceedings/10.1145/3316781 (Link to conference proceedings) |
Publication series
Name | ACM/IEEE Design Automation Conference - Proceedings |
---|---|
ISSN (Print) | 0738-100X |
Conference
Conference | 56th ACM/IEEE Design Automation Conference, DAC 2019 |
---|---|
Country/Territory | United States |
City | Las Vegas |
Period | 2/06/19 → 6/06/19 |
Internet address |
|