Improving voltage assignment by outlier detection and incremental placement

Huaizhi Wu, Martin D. F. Wong

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

20 Citations (Scopus)

Abstract

Design for low power has become a key requirement in today's SoC design, especially for mobile applications. Multi-Vdd is an effective method to reduce both leakage and dynamic power. In a multi-Vdd design, cells of different supply voltages are often grouped into a small number of voltage islands, in order to avoid complex power supply system and excessive amount of level shifters. Recently, [9] proposed an elegant algorithm for voltage island grouping based on the physical proximity of the critical cells in a post-placement voltage assignment, and [10] proposed an efficient algorithm for voltage assignment which not only meets timing but also forms good proximity of the critical cells. However, due to insufficient slack, a few isolated critical cells (called outliers) may still exist in the resulting voltage assignment, causing disproportionately expensive penalty to the final voltage island grouping. In this paper, we propose a novel approach to improve the voltage assignment by automatic outlier detection followed by incremental placement. The outlier detection is based on a modified algorithm for the facility location problem. The incremental placement is guided by setting proper constraints on the paths containing the detected outliers, such that the outliers can be eliminated later. Our experiments on industry designs show that our algorithm leads to 12% - 54% improvement in the final voltage island grouping, with quick turn around time.

Original languageEnglish
Title of host publication44th ACM/IEEE Design Automation Conference - Proceedings 2007
PublisherAssociation for Computing Machinery (ACM)
Pages459-464
Number of pages6
ISBN (Print)9781595936271, 1595936270
DOIs
Publication statusPublished - 4 Jun 2007
Event44th ACM/IEEE Design Automation Conference, DAC 2007 - San Diego, United States
Duration: 4 Jun 20078 Jun 2007
https://www.dac.com/About/Conference-Archive/44th-DAC-2007 (Conference website )
https://www.dac.com/portals/0/documents/archive/2007/44thfinal.pdf (Conference programme )
https://dl.acm.org/doi/proceedings/10.1145/1278480 (Conference proceedings)
https://ieeexplore.ieee.org/xpl/conhome/4261113/proceeding

Publication series

NameACM/IEEE Design Automation Conference - Proceedings
ISSN (Print)0738-100X

Conference

Conference44th ACM/IEEE Design Automation Conference, DAC 2007
Country/TerritoryUnited States
CitySan Diego
Period4/06/078/06/07
Internet address

Scopus Subject Areas

  • Hardware and Architecture
  • Control and Systems Engineering

User-Defined Keywords

  • Low power
  • Voltage assignment
  • Outlier
  • Placement

Fingerprint

Dive into the research topics of 'Improving voltage assignment by outlier detection and incremental placement'. Together they form a unique fingerprint.

Cite this