Floorplanning for 3-D VLSI design

Lei Cheng, Liang Deng, Martin D. F. Wong

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

67 Citations (Scopus)

Abstract

In this paper we present a floorplanning algorithm for 3-D ICs. The problem can be formulated as that of packing a given set of 3-D rectangular blocks while minimizing a suitable cost function. Our algorithm is based on a generalization of the classical 2-D slicing floorplans to 3-D slicing floorplans. A new encoding scheme of slicing floorplans (2-D/3-D) and its associated set of moves form the basis of the new simulated annealing based algorithm. The bestknown algorithm for packing 3-D rectangular blocks is based on simulated annealing using sequence-triple floorplan representation. Experimental results show that our algorithm produces packing results on average 3% better than the sequence-triple-based algorithm under the same annealing parameters, and our algorithm runs much faster (17 times for problems containing 100 blocks) than the sequence-triple. Moreover, our algorithm can be extended to consider various types of placement constraints and thermal distribution while the existing sequence-triple-based algorithm does not have such capabilities. Finally, when specializing to 2-D problems, our algorithm is a new 2-D slicing floorplanning algorithm. We are excited to report the surprising results that our new 2-D floorplanner has produced slicing floorplans for the two largest MCNC benchmarks ami33 and ami49 which have the smallest areas (among all slicing/nonslicing floorplanning algorithms) ever reported in the literature.

Original languageEnglish
Title of host publicationProceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Place of PublicationUnited States
PublisherAssociation for Computing Machinery (ACM)
Pages405-411
Number of pages7
ISBN (Electronic)9780780387379
DOIs
Publication statusPublished - Jan 2005
Event10th Asia and South Pacific Design Automation Conference, ASP-DAC 2005 - Hotel Equatorial, Shanghai, China
Duration: 18 Jan 200521 Jan 2005
https://www.aspdac.com/aspdac2005/ (Conference website)

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Conference

Conference10th Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Country/TerritoryChina
CityShanghai
Period18/01/0521/01/05
Internet address

Fingerprint

Dive into the research topics of 'Floorplanning for 3-D VLSI design'. Together they form a unique fingerprint.

Cite this