Enhancing ASIC HLS Design Optimization via Knowledge Transfer from FPGA HLS Models
- Su Zheng (Co-first author)
- , Zijian Ding (Co-first author)
- , Chengyue Wang
- , Bei Yu
- , Martin Wong
- , Yizhou Sun
- , Jason Cong
Research output: Contribution to journal › Journal article › peer-review