Energy optimization in memory address bus structure for application-specific systems

Liang Deng, Martin D. F. Wong

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

2 Citations (Scopus)

Abstract

Energy optimization for high-capacitance on-chip buses has become a critical problem in VLSI design, especially for embedded or SoC systems. Coupling effects between bus wires make this issue even more urgent. Coding schemes have been proposed to reduce the energy dissipation. However, the circuits overhead increases significantly when the coding schemes consider the inter-wire capacitances. In this paper, we present a novel method for energy optimization in memory address bus (MAB). The data on application specified MAB has different characters to the data bus, which has high repetition vectors and unevenly distributed switch activity. Thus a combined method is proposed to optimize the energy consumption by both self capacitance and inter-wire capacitance. First, we lower the switch activity by an efficient coding scheme. Based on the statistical data, a modified bus-invert coding scheme can intelligently divide bus lines into groups and apply bus-invert coding. It brings ultra-low area or timing penalty because of the simple circuit structure. Then the energy consumption of coupling capacitances is optimized by net reordering technique. Implemented with table-look-up technique, a fast simulated annealing algorithm is proposed to solve the net reordering problem. The experimental results show that our combined method is very efficient to reduce the energy consumption in memory address bus for varieties of applications.

Original languageEnglish
Title of host publicationGLSVLSI '05
Subtitle of host publicationProceedings of the 15th ACM Great Lakes symposium on VLSI
Place of PublicationUnited States
PublisherAssociation for Computing Machinery (ACM)
Pages232-237
Number of pages6
ISBN (Electronic)9781595930576
DOIs
Publication statusPublished - Apr 2005
EventGLSVLSI05: Great Lakes Symposium on VLSI 2005 - Chicago, United States
Duration: 17 Apr 200519 Apr 2005
https://dl.acm.org/doi/proceedings/10.1145/1057661 (Conference proceedings)

Symposium

SymposiumGLSVLSI05
Country/TerritoryUnited States
CityChicago
Period17/04/0519/04/05
Internet address

Scopus Subject Areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Energy optimization in memory address bus structure for application-specific systems'. Together they form a unique fingerprint.

Cite this