Abstract
Routing is one of the most time-consuming steps in the modern VLSI design flow. A well-designed global routing algorithm can effectively shrink the overall routing time and improve the quality of design after routing. Unlike many global routers that rely heavily on time-consuming path search algorithms like maze routing to resolve overflows, we propose to use directed acyclic graph (DAG) to explore the routing space more efficiently and create detours only when necessary. Experimental results on the ICCAD'19 benchmarks show that our algorithm improves the state-of-the-art quality of result by 1.4% and runs with a single thread faster than the fastest multi-threaded global router.
Original language | English |
---|---|
Title of host publication | 2023 60th ACM/IEEE Design Automation Conference, DAC 2023 |
Publisher | IEEE |
Number of pages | 6 |
ISBN (Electronic) | 9798350323481 |
ISBN (Print) | 9798350323498 |
DOIs | |
Publication status | Published - 15 Sept 2023 |
Event | 60th ACM/IEEE Design Automation Conference - Moscone West, San Francisco, United States Duration: 9 Jul 2023 → 13 Jul 2023 https://60dac.conference-program.com/ (Conference program) https://ieeexplore.ieee.org/xpl/conhome/10247654/proceeding (Conference proceeding) https://www.dac.com/About/Conference-Archive/60th-DAC-2023 (Conference website) |
Publication series
Name | Proceedings - Design Automation Conference |
---|---|
Volume | 2023-July |
ISSN (Print) | 0738-100X |
Conference
Conference | 60th ACM/IEEE Design Automation Conference |
---|---|
Abbreviated title | DAC 2023 |
Country/Territory | United States |
City | San Francisco |
Period | 9/07/23 → 13/07/23 |
Internet address |
|