CoPlace: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs

Bangqi Fu, Lixin Liu, Yang Sun, Wing Ho Lau, Martin D.F. Wong, Evangeline F.Y. Young

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

1 Citation (Scopus)

Abstract

The emerging technologies of 3D integrated circuits (3DICs) unveil a new avenue for expanding the design space into the 3D domain and present the opportunity to overcome the bottleneck of Moore's Law for the traditional 2DICs. Among various technologies, the face-to-face bonding structure provides high integration density and reliable performance. Most commercial EDA tools, however, do not support 3DIC and cannot give a convincing solution. To exploit the benefits of stacking multiple tiers vertically, placement algorithms for 3DIC are imperatively in need. In this paper, we proposed a design flow that optimizes partitioning and placement quality for 3DICs in a unified way. Experimental results on the ICCAD2022 contest benchmark show that our work outperforms the first-place team by 3.35% in quality with less runtime and terminals used.

Original languageEnglish
Title of host publicationASP-DAC 2024 - 29th Asia and South Pacific Design Automation Conference, Proceedings
PublisherIEEE
Pages65-70
Number of pages6
ISBN (Electronic)9798350393545
ISBN (Print)9798350393552
DOIs
Publication statusPublished - Jan 2024
Event29th Asia and South Pacific Design Automation Conference, ASP-DAC 2024 - Incheon, Korea, Republic of
Duration: 22 Jan 202425 Jan 2024

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Conference

Conference29th Asia and South Pacific Design Automation Conference, ASP-DAC 2024
Country/TerritoryKorea, Republic of
CityIncheon
Period22/01/2425/01/24

Scopus Subject Areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

User-Defined Keywords

  • 3D IC
  • Global placement
  • Partitioning
  • Physical design

Fingerprint

Dive into the research topics of 'CoPlace: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs'. Together they form a unique fingerprint.

Cite this