Channel Ordering for VLSI Layout with Rectilinear Modules

D. F. Wong; Mohan Gunswamy

doi:10.1109/43.97621

Channel Ordering for VLSI Layout with Rectilinear Modules

D. F. Wong
, Mohan Gunswamy

Office of the Provost

Research output: Contribution to journal › Journal article › peer-review

6 Citations (Scopus)

Abstract

In this paper we present a channel-ordering algorithm for VLSI layout with rectilinear modules. Existing approaches for layout with rectangular modules using only straight and L-shaped channels are no longer applicable. In general, rectilinear channels are needed. We introduce an important class of channels called staircase channels. Our algorithm produces a feasible channel ordering which minimizes the usage of nonstaircase channels and minimizes the number of corners in a channel.

Original language	English
Pages (from-to)	1425-1431
Number of pages	7
Journal	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume	10
Issue number	11
DOIs	https://doi.org/10.1109/43.97621
Publication status	Published - Nov 1991

Access to Document

10.1109/43.97621

Cite this

@article{85c0b259d85049bca97f047d5dbd5f87,

title = "Channel Ordering for VLSI Layout with Rectilinear Modules",

abstract = "In this paper we present a channel-ordering algorithm for VLSI layout with rectilinear modules. Existing approaches for layout with rectangular modules using only straight and L-shaped channels are no longer applicable. In general, rectilinear channels are needed. We introduce an important class of channels called staircase channels. Our algorithm produces a feasible channel ordering which minimizes the usage of nonstaircase channels and minimizes the number of corners in a channel.",

author = "Wong, \{D. F.\} and Mohan Gunswamy",

note = "Funding Information: Manuscript received December 13, 1988; revised May 4, 1989. This work was supported in part by the National Science Foundation under Grant MIP-8909586, by an IBM Faculty Development Award, and by the Texas Advanced Research Program under Grant 4096. This paper was recommended by Associate Editor R. H. J. M. Otten. D. F. Wong is with the Department of Computer Sciences. University of Texas at Austin. Austin, TX 78712. M. GuNSWamy is with the Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712, and with the Microelectronics and Computer Technology Corporation. Austin, TX. IEEE Log Number 9100310.",

year = "1991",

month = nov,

doi = "10.1109/43.97621",

language = "English",

volume = "10",

pages = "1425--1431",

journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "IEEE",

number = "11",

}

TY - JOUR

T1 - Channel Ordering for VLSI Layout with Rectilinear Modules

AU - Wong, D. F.

AU - Gunswamy, Mohan

N1 - Funding Information: Manuscript received December 13, 1988; revised May 4, 1989. This work was supported in part by the National Science Foundation under Grant MIP-8909586, by an IBM Faculty Development Award, and by the Texas Advanced Research Program under Grant 4096. This paper was recommended by Associate Editor R. H. J. M. Otten. D. F. Wong is with the Department of Computer Sciences. University of Texas at Austin. Austin, TX 78712. M. GuNSWamy is with the Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712, and with the Microelectronics and Computer Technology Corporation. Austin, TX. IEEE Log Number 9100310.

PY - 1991/11

Y1 - 1991/11

N2 - In this paper we present a channel-ordering algorithm for VLSI layout with rectilinear modules. Existing approaches for layout with rectangular modules using only straight and L-shaped channels are no longer applicable. In general, rectilinear channels are needed. We introduce an important class of channels called staircase channels. Our algorithm produces a feasible channel ordering which minimizes the usage of nonstaircase channels and minimizes the number of corners in a channel.

AB - In this paper we present a channel-ordering algorithm for VLSI layout with rectilinear modules. Existing approaches for layout with rectangular modules using only straight and L-shaped channels are no longer applicable. In general, rectilinear channels are needed. We introduce an important class of channels called staircase channels. Our algorithm produces a feasible channel ordering which minimizes the usage of nonstaircase channels and minimizes the number of corners in a channel.

UR - https://www.scopus.com/pages/publications/0026254985

U2 - 10.1109/43.97621

DO - 10.1109/43.97621

M3 - Journal article

AN - SCOPUS:0026254985

SN - 0278-0070

VL - 10

SP - 1425

EP - 1431

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IS - 11

ER -

Channel Ordering for VLSI Layout with Rectilinear Modules

Abstract

Access to Document

Other files and links

Fingerprint

Cite this