Abstract
The authors present an algorithm for general floorplans in which each module has an infinite set of possible dimensions. Given the topology of a floorplan and the possible dimensions of the modules, the floorplan area optimization problem is to determine the dimensions of all the modules in order to minimize the floorplan area. The optimization algorithm is based on an analogy between reducing floorplan area and solving resistive network equations. Experimental results show that the algorithm outperforms the one proposed by D. F. Wong and P. Sakhamuri (1989).
Original language | English |
---|---|
Title of host publication | Proceedings - IEEE International Symposium on Circuits and Systems 1991 |
Publisher | IEEE |
Pages | 2056-2059 |
Number of pages | 4 |
ISBN (Print) | 0780300505 |
DOIs | |
Publication status | Published - Jun 1991 |
Event | 1991 IEEE International Symposium on Circuits and Systems, ISCAS 1991 - , Singapore Duration: 11 Jun 1991 → 14 Jun 1991 https://ieeexplore.ieee.org/xpl/conhome/555/proceeding |
Publication series
Name | Proceedings - IEEE International Symposium on Circuits and Systems |
---|---|
Publisher | IEEE |
ISSN (Print) | 0271-4310 |
Conference
Conference | 1991 IEEE International Symposium on Circuits and Systems, ISCAS 1991 |
---|---|
Country/Territory | Singapore |
Period | 11/06/91 → 14/06/91 |
Internet address |
Scopus Subject Areas
- Electrical and Electronic Engineering