Area optimization for general floorplans: An analogy to resistive networks

Khe Sing The*, D. F. Wong

*Corresponding author for this work

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

Abstract

The authors present an algorithm for general floorplans in which each module has an infinite set of possible dimensions. Given the topology of a floorplan and the possible dimensions of the modules, the floorplan area optimization problem is to determine the dimensions of all the modules in order to minimize the floorplan area. The optimization algorithm is based on an analogy between reducing floorplan area and solving resistive network equations. Experimental results show that the algorithm outperforms the one proposed by D. F. Wong and P. Sakhamuri (1989).

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems 1991
PublisherIEEE
Pages2056-2059
Number of pages4
ISBN (Print)0780300505
DOIs
Publication statusPublished - Jun 1991
Event1991 IEEE International Symposium on Circuits and Systems, ISCAS 1991 - , Singapore
Duration: 11 Jun 199114 Jun 1991
https://ieeexplore.ieee.org/xpl/conhome/555/proceeding

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
ISSN (Print)0271-4310

Conference

Conference1991 IEEE International Symposium on Circuits and Systems, ISCAS 1991
Country/TerritorySingapore
Period11/06/9114/06/91
Internet address

Scopus Subject Areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Area optimization for general floorplans: An analogy to resistive networks'. Together they form a unique fingerprint.

Cite this