An ILP-based automatic bus planner for dense PCBs

Pei-Ci Wu, Qiang Ma, Martin D. F. Wong

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

17 Citations (Scopus)

Abstract

Modern PCBs have to be routed manually since no EDA tools can successfully route these complex boards. An auto-router for PCBs would improve design productivity tremendously since each board takes about 2 months to route manually. This paper focuses on a major step in PCB routing called bus planning. In the bus planning problem, we need to simultaneously solve the bus decomposition, escape routing, layer assignment and global bus routing. This problem was partially addressed by Kong et al. in [3] where they only focused on the layer assignment and global bus routing, assuming bus decomposition and escape routing are given. In this paper, we present an ILP-based solution to the entire bus planning problem. We apply our bus planner to an industrial PCB (with over 7000 nets and 12 signal layers) which was previously successfully routed manually, and compare with a state-of-the-art industrial internal tool where the layer assignment and global bus routing are based on the algorithm in [3]. Our bus planner successfully routed 97.4% of all the nets. This is a huge improvement over the industrial tool which could only achieve 84.7% routing completion for this board.
Original languageEnglish
Title of host publication2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)
PublisherIEEE Canada
Pages181-186
Number of pages6
ISBN (Electronic)9781467330305, 9781467330282
ISBN (Print)9781467330299
DOIs
Publication statusPublished - 22 Jan 2013
Event18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama, Japan
Duration: 22 Jan 201325 Jan 2013
https://www.aspdac.com/aspdac2013/ (Conference website)
https://ieeexplore.ieee.org/xpl/conhome/6507004/proceeding (Conference proceedings)

Publication series

NameProceedings of the ASP-DAC Asia South Pacific Design Automation Conference
PublisherIEEE
ISSN (Print)2153-6961

Conference

Conference18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
Country/TerritoryJapan
CityYokohama
Period22/01/1325/01/13
Internet address

User-Defined Keywords

  • Routing
  • Planning
  • Pins
  • Manuals
  • Productivity
  • Joining processes
  • Wires

Fingerprint

Dive into the research topics of 'An ILP-based automatic bus planner for dense PCBs'. Together they form a unique fingerprint.

Cite this