An enhanced bottom-up algorithm for floorplan design

Thomas R. Mueller*, D. F. Wong, C. L. Liu

*Corresponding author for this work

Research output: Contribution to journalJournal articlepeer-review


We describe in this paper a fast algorithm for the design of floorplans. The algorithm can be used to carry out the complete design of a floorplan or to improve an existing floorplan. It is based on an enhanced bottom-up iterative improvement technique, and is capable of obtaining good solutions with an increase in speed of approximately two orders of magnitude over an algorithm using the method of simulated annealing.

Original languageEnglish
Pages (from-to)189-201
Number of pages13
JournalIntegration, the VLSI Journal
Issue number2
Publication statusPublished - Aug 1989

Scopus Subject Areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'An enhanced bottom-up algorithm for floorplan design'. Together they form a unique fingerprint.

Cite this