Skip to main navigation
Skip to search
Skip to main content
Hong Kong Baptist University Home
Help & FAQ
Home
Scholars
Departments / Units
Research Output
Projects / Grants
Prizes / Awards
Activities
Press/Media
Student theses
Datasets
Search by expertise, name or affiliation
Algorithmic Aspects of Vlsi Circuit Layout (Channel Routing, Logic Array)
Martin Ding Fat Wong
Office of the Provost
Research output
:
Other contribution
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Algorithmic Aspects of Vlsi Circuit Layout (Channel Routing, Logic Array)'. Together they form a unique fingerprint.
Sort by:
Weight
Alphabetically
Keyphrases
Channel Routing
100%
Circuit Layout
100%
Routing Logic
100%
Vlsi
100%
Logic Arrays
100%
Rectangular Module
75%
Optimization Problem
50%
Simulated Annealing
50%
Algorithm Design
50%
Floorplanning
50%
Slicing Floorplan
50%
VLSI Circuits
50%
Routing Area
50%
Multiple Folding
50%
Minimum number
25%
Design Methodology
25%
Unified Approach
25%
Permutation Method
25%
Rectangular Shape
25%
Neighborhood Search
25%
L-shaped
25%
Programmable Logic Arrays
25%
Floor Plan Design
25%
Compaction
25%
Routing Solution
25%
Non-slicing Floorplan
25%
Array Optimization
25%
Design Aspects
25%
Design Module
25%
Computer Science
Routing Channel
100%
Integrated Circuit Layout
100%
Vlsi Circuits
100%
Logic Array
100%
Slicing Floorplan
75%
Optimization Problem
50%
Simulated Annealing
50%
Service-Level Agreement
25%
Routing Problem
25%
Programmable Logic Array
25%
Floorplan Design
25%
Routing Solution
25%
Final Solution
25%
Search Neighborhood
25%
Biochemistry, Genetics and Molecular Biology
Solution and Solubility
100%