Abstract
Due to rapid increases in printed circuit board (PCB) complexity and lack of research progresses in PCB routing algorithms over the years, routing has become a bottleneck in overall circuit board design time. Today, a high-end PCB typically takes significant tedious manual efforts to complete the wiring and this problem will only get worse for future generations of PCBs. In this talk, we present some of our recent research results on this problem.
Original language | English |
---|---|
Title of host publication | SLIP '10 |
Subtitle of host publication | Proceedings of the 12th ACM/IEEE International Workshop on System Level Interconnect Prediction |
Publisher | Association for Computing Machinery (ACM) |
Pages | 33-34 |
Number of pages | 1 |
ISBN (Print) | 9781450300377 |
DOIs | |
Publication status | Published - 13 Jun 2010 |
Event | 12th ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP 2010 - Anaheim , United States Duration: 13 Jun 2010 → 13 Jun 2010 https://dl.acm.org/doi/proceedings/10.1145/1811100 (Conference proceedings) |
Publication series
Name | Proceedings of The ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP |
---|
Conference
Conference | 12th ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP 2010 |
---|---|
Country/Territory | United States |
City | Anaheim |
Period | 13/06/10 → 13/06/10 |
Internet address |
|
User-Defined Keywords
- Algorithms
- Design