A two-layer bus routing algorithm for high-speed boards

Muhammet Mustafa Ozdal, Martin D. F. Wong

Research output: Chapter in book/report/conference proceedingConference proceedingpeer-review

4 Citations (Scopus)

Abstract

The increasing clock frequencies in high-end industrial circuits bring new routing challenges that can not be handled by traditional algorithms. An important design automation problem for high-speed boards today is routing nets within tight minimum and maximum length bounds. In this paper, we propose an algorithm for routing bus structures between components on two layers such that all length constraints are satisfied. This algorithm handles length extension simultaneously during the actual routing process so that maximum resource utilization is achieved during length extension. Our approach here is to process one track at a time, and choose the best subset of nets to be routed on each track. The algorithm we propose for single-track routing is guaranteed to find the optimal subset of nets together with the optimal solution with length extension on one track. The experimental comparison with a recently proposed technique shows the effectiveness of this algorithm both in terms of solution quality and run-time.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Conference on Computer Design
Subtitle of host publicationVLSI in Computers and Processors, ICCD 2004
Place of PublicationUnited States
PublisherIEEE
Pages99-105
Number of pages7
DOIs
Publication statusPublished - 11 Oct 2004
Event22nd IEEE International Conference on Computer Design, ICCD 2004 - San Jose, United States
Duration: 11 Oct 200413 Oct 2004
http://iccd.et.tudelft.nl/2004/ICCD2004MainPage.htm (Conference website)
https://ieeexplore.ieee.org/xpl/conhome/9333/proceeding (Conference proceedings)

Publication series

NameProceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD
PublisherIEEE
ISSN (Print)1063-6404

Conference

Conference22nd IEEE International Conference on Computer Design, ICCD 2004
Country/TerritoryUnited States
CitySan Jose
Period11/10/0413/10/04
Internet address

Scopus Subject Areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A two-layer bus routing algorithm for high-speed boards'. Together they form a unique fingerprint.

Cite this