A novel and efficient method for power pad placement optimization

Ting Yu; Martin.D.F. Wong

doi:10.1109/ISQED.2013.6523604

A novel and efficient method for power pad placement optimization

Ting Yu, Martin.D.F. Wong

Office of the Provost

Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

5 Citations (Scopus)

Abstract

In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG_SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG_SA with similar or less IR-drop values and much less runtime.

Original language	English
Title of host publication	Proceedings of the Fourteenth International Symposium on Quality Electronic Design ISQED 2013
Editors	Mark Budnik, Keith Bowman
Publisher	IEEE
Pages	158-163
Number of pages	6
ISBN (Electronic)	9781467349536, 9781467349529
ISBN (Print)	9781467349512
DOIs	https://doi.org/10.1109/ISQED.2013.6523604
Publication status	Published - 4 Mar 2013
Event	14th International Symposium on Quality Electronic Design, ISQED 2013 - Santa Clara, United States Duration: 4 Mar 2013 → 6 Mar 2013 https://ieeexplore.ieee.org/xpl/conhome/6520923/proceeding (Conference proceedings)

Publication series

Name	International Symposium on Quality Electronic Design (ISQED)
Publisher	IEEE
ISSN (Print)	1948-3287

Symposium

Symposium	14th International Symposium on Quality Electronic Design, ISQED 2013
Country/Territory	United States
City	Santa Clara
Period	4/03/13 → 6/03/13
Internet address	https://ieeexplore.ieee.org/xpl/conhome/6520923/proceeding (Conference proceedings)

User-Defined Keywords

power grid
pad placement
IR-drop
Runtime

Access to Document

10.1109/ISQED.2013.6523604

Cite this

Yu, T., & Wong, M. D. F. (2013). A novel and efficient method for power pad placement optimization. In M. Budnik, & K. Bowman (Eds.), Proceedings of the Fourteenth International Symposium on Quality Electronic Design ISQED 2013 (pp. 158-163). Article 6523604 (International Symposium on Quality Electronic Design (ISQED)). IEEE. https://doi.org/10.1109/ISQED.2013.6523604

@inproceedings{c05a6d60f2bf453689fb35390eb0061e,

title = "A novel and efficient method for power pad placement optimization",

abstract = "In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG_SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG_SA with similar or less IR-drop values and much less runtime.",

keywords = "power grid, pad placement, IR-drop, Runtime",

author = "Ting Yu and Martin.D.F. Wong",

note = "Publisher copyright: {\textcopyright} 2013, IEEE ; 14th International Symposium on Quality Electronic Design, ISQED 2013 ; Conference date: 04-03-2013 Through 06-03-2013",

year = "2013",

month = mar,

day = "4",

doi = "10.1109/ISQED.2013.6523604",

language = "English",

isbn = "9781467349512",

series = "International Symposium on Quality Electronic Design (ISQED)",

publisher = "IEEE",

pages = "158--163",

editor = "Mark Budnik and Keith Bowman",

booktitle = "Proceedings of the Fourteenth International Symposium on Quality Electronic Design ISQED 2013",

address = "United States",

url = "https://ieeexplore.ieee.org/xpl/conhome/6520923/proceeding",

}

Yu, T & Wong, MDF 2013, A novel and efficient method for power pad placement optimization. in M Budnik & K Bowman (eds), Proceedings of the Fourteenth International Symposium on Quality Electronic Design ISQED 2013., 6523604, International Symposium on Quality Electronic Design (ISQED), IEEE, pp. 158-163, 14th International Symposium on Quality Electronic Design, ISQED 2013, Santa Clara, California, United States, 4/03/13. https://doi.org/10.1109/ISQED.2013.6523604

A novel and efficient method for power pad placement optimization. / Yu, Ting; Wong, Martin.D.F.
Proceedings of the Fourteenth International Symposium on Quality Electronic Design ISQED 2013. ed. / Mark Budnik; Keith Bowman. IEEE, 2013. p. 158-163 6523604 (International Symposium on Quality Electronic Design (ISQED)).

Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

TY - GEN

T1 - A novel and efficient method for power pad placement optimization

AU - Yu, Ting

AU - Wong, Martin.D.F.

PY - 2013/3/4

Y1 - 2013/3/4

N2 - In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG_SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG_SA with similar or less IR-drop values and much less runtime.

AB - In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG_SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG_SA with similar or less IR-drop values and much less runtime.

KW - power grid

KW - pad placement

KW - IR-drop

KW - Runtime

U2 - 10.1109/ISQED.2013.6523604

DO - 10.1109/ISQED.2013.6523604

M3 - Conference proceeding

SN - 9781467349512

T3 - International Symposium on Quality Electronic Design (ISQED)

SP - 158

EP - 163

BT - Proceedings of the Fourteenth International Symposium on Quality Electronic Design ISQED 2013

A2 - Budnik, Mark

A2 - Bowman, Keith

PB - IEEE

T2 - 14th International Symposium on Quality Electronic Design, ISQED 2013

Y2 - 4 March 2013 through 6 March 2013

ER -

A novel and efficient method for power pad placement optimization

Abstract

Publication series

Symposium

User-Defined Keywords

Access to Document

Fingerprint

Cite this