Skip to main navigation
Skip to search
Skip to main content
Hong Kong Baptist University Home
Help & FAQ
Home
Scholars
Departments / Units
Research Output
Projects / Grants
Prizes / Awards
Activities
Press/Media
Student theses
Datasets
Search by expertise, name or affiliation
View Scopus Profile
Jinwei LIU, Prof
Assistant Professor
,
Department of Computer Science
Email
jinweiliu
hkbu.edu
hk
2021
2024
Research activity per year
Overview
Fingerprint
Network
Research Output
(8)
Similar Scholars
(1)
Fingerprint
Dive into the research topics where Jinwei LIU is active. Topic labels come from the works of this scholar. Together they form a unique fingerprint.
Sort by:
Weight
Alphabetically
Keyphrases
GPU Acceleration
75%
Maze Routing
69%
Global Routing
51%
Wirelength
49%
Placer
39%
Rerouting
39%
Cell Movement
39%
Two-level
36%
Solution Quality
33%
Logic Rewriting
30%
Starfish
30%
Optimization Engine
30%
AIG Rewriting
30%
Multi-agent
30%
Generative Models
30%
Wafer-scale
30%
Node Level
30%
Finite Element Model
30%
Co-optimization
30%
Finite Element Method
22%
Overflow
19%
Congestion
19%
Shortest Path Problem
18%
Benchmark Suite
17%
Physical Design
15%
Placement Algorithm
15%
Detailed Routing
13%
Routing Scheme
13%
Router
13%
Multi-destination
12%
VLSI Routing
12%
Multi-source
12%
Parallel Algorithm
12%
Sweeping
12%
Model Serving
9%
Circuit Component
9%
Rewriting Algorithm
9%
Synthesis Tool
9%
Logic Optimization
9%
Logic Synthesis
9%
Congestion Level
9%
Design Phase
9%
Space-based
9%
Multiple Paths
9%
Solution Space
9%
Design Flow
9%
Misalignment
9%
VLSI Physical Design
7%
Fourier Neural Operator
7%
Source Code
7%
Computer Science
Graphics Processing Unit
100%
Solution Quality
69%
Global Routing
69%
Physical Design
54%
Experimental Result
54%
Integrated Circuit
30%
Rewriting Logic
30%
Finite Element Analysis
30%
Starting Point
30%
Total Wirelength
30%
multi agent
30%
Generative Model
30%
Shortest Path Problem
30%
routing scheme
24%
Neural Network
20%
Parallel Algorithm
20%
Level Parallelism
15%
Parallel Computer
15%
Open Source
15%
Placement Algorithm
12%
Synthesis Tool
9%
Design Phase
9%
Logic Optimization
9%
Congestion Level
9%
Routing Region
9%
Network Component
9%
Routing Problem
9%
Solution Space
9%
Logic Synthesis
9%
Common Practice
9%
Postprocessing
9%
Subgraphs
9%
Partial Differential Equation
6%
Engineering Discipline
6%
