Office of the Provost

Filter
Conference proceeding

Search results

  • 1998

    A new approach to over-the-cell channel routing

    Wang, T. C., Wen, S. A., Wong, D. F. & Wong, C. K., May 1998, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1998. IEEE, Vol. 6. p. 248-253 6 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

  • A polynomial time optimal algorithm for simultaneous buffer and wire sizing

    Chu, C. C. N. & Wong, D. F., 23 Feb 1998, Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE 1998. IEEE, p. 479-485 7 p. (Proceedings of The Design, Automation and Test in Europe Conference and Exhibition, DATE).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    5 Citations (Scopus)

  • Circuit partitioning with complex resource constraints in FPGAs

    Liu, H., Zhu, K. & Wong, D. F., 22 Feb 1998, FPGA '98 : Proceedings of the 1998 ACM/SIGDA 6th International Symposium on Field Programmable Gate Arrays. Association for Computing Machinery (ACM), p. 77-84 8 p. (Proceedings of the International Symposium on Field Programmable Gate Arrays, FPGA).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    8 Citations (Scopus)

  • Exact tree-based FPGA technology mapping for logic blocks with independent LUTs

    Korupolu, M. R., Lee, K. K. & Wong, D. F., 15 Jun 1998, 35th ACM/IEEE Design Automation Conference - Proceedings 1998. Association for Computing Machinery (ACM), p. 708-711 4 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    8 Citations (Scopus)

  • Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

    Chen, C.-P., Chu, C. C. N. & Wong, D. F., 8 Nov 1998, ICCAD '98: Proceedings of the 1998 IEEE/ACM International Conference on Computer-aided Design. Association for Computing Machinery (ACM), p. 617-624 8 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    52 Citations (Scopus)

  • Global routing with crosstalk constraints

    Zhou, H. & Wong, D. F., 15 Jun 1998, 35th ACM/IEEE Design Automation Conference - Proceedings 1998. Association for Computing Machinery (ACM), p. 374-377 4 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    87 Citations (Scopus)

  • Graph matching-based algorithms for FPGA segmentation design

    Chang, Y.-W., Lin, J.-M. & Wong, D. F., 8 Nov 1998, ICCAD '98: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design. 9781581130089: Association for Computing Machinery (ACM), p. 34-39 6 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    7 Citations (Scopus)

  • Greedy wire-sizing is linear time

    Chu, C. C. N. & Wong, D. F., 6 Apr 1998, ISPD '98: Proceedings of the 1998 International Symposium on Physical Design. Association for Computing Machinery (ACM), p. 39-44 6 p. (Proceedings of The international Symposium on Physical Design, ISPD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    6 Citations (Scopus)

  • Integrated partitioning and scheduling for hardware/software co-design

    Liu, H. & Wong, D. F., 5 Oct 1998, Proceedings of The 16th IEEE International Conference on Computer Design, ICCD 1998. IEEE, p. 609-614 6 p. (Proceedings - IEEE International Conference on Computer Design (ICCD): VLSI in Computers and Processors).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    13 Citations (Scopus)

  • Network flow based circuit partitioning for time-multiplexed FPGAs

    Liu, H. & Wong, D. F., 8 Nov 1998, ICCAD '98: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design. Association for Computing Machinery (ACM), p. 497-504 8 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    42 Citations (Scopus)

  • Performance-driven board-level routing for FPGA-based logic emulation

    Mak, W.-K. & Wong, D. F., 5 Oct 1998, Proceedings of The 16th IEEE International Conference on Computer Design, ICCD 1998. IEEE, p. 199-201 3 p. (Proceedings - IEEE International Conference on Computer Design (ICCD): VLSI in Computers and Processors).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

  • Performance-driven board-level routing for FPGA-based logic emulation (Abstract)

    Mak, W.-K. & Wong, D. F., 22 Feb 1998, FPGA '98: Proceedings of the 1998 ACM/SIGDA 6th International Symposium on Field Programmable Gate Arrays. Association for Computing Machinery (ACM), p. 199-201 3 p. (Proceedings of the International Symposium on Field Programmable Gate Arrays, FPGA).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    1 Citation (Scopus)

  • Shaping a VLSI wire to minimize delay using transmission line model

    Gao, Y. & Wong, D. F., 8 Nov 1998, ICCAD '98: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design. Association for Computing Machinery (ACM), p. 611-616 6 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    19 Citations (Scopus)

  • Slicing floorplans with pre-placed modules

    Young, F. Y. & Wong, D. F., 8 Nov 1998, ICCAD '98: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design. Association for Computing Machinery (ACM), p. 252-258 7 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    34 Citations (Scopus)

  • Timing-driven routing for symmetrical-array-based FPGAs

    Zhu, K., Chang, Y.-W. & Wong, D. F., 5 Oct 1998, Proceedings of The 16th IEEE International Conference on Computer Design, ICCD 1998. IEEE, p. 628-633 6 p. (Proceedings - IEEE International Conference on Computer Design (ICCD): VLSI in Computers and Processors).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    11 Citations (Scopus)

  • Using PLAs to design universal logic modules in FPGAs

    Lee, K. K. & Wong, D. F., May 1998, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1998. IEEE, Vol. 6. p. 421-425 5 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    1 Citation (Scopus)
  • 1997

    A graph-theoretic sufficient condition for FPGA/FPIC switch-module routability

    Chang, Y. W., Wong, D. F. & Wong, C. K., Jun 1997, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1997. IEEE, p. 1572-1575 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

  • A matrix synthesis approach to thermal placement

    Chu, C. C. N. & Wong, D. F., 14 Apr 1997, ISPD '97: Proceedings of the 1997 International Symposium on Physical Design. Association for Computing Machinery (ACM), p. 163-168 6 p. (Proceedings of the International Symposium on Physical Design, ISPD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    42 Citations (Scopus)

  • A new channel pin assignment algorithm and its application to over-the-cell routing

    Wang, T. C., Wong, D. F. & Wong, C. K., Jun 1997, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1997. IEEE, p. 1560-1563 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

  • Closed form solution to simultaneous buffer insertion/sizing and wire sizing

    Chu, C. C. N. & Wong, D. F., Apr 1997, ISPD '97: Proceedings of the 1997 International Symposium on Physical Design. Association for Computing Machinery (ACM), p. 192-197 6 p. (Proceedings of the International Symposium on Physical Design, ISPD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    53 Citations (Scopus)
  • 1996

    An algorithm for zero-skew clock tree routing with buffer insertion

    Chen, Y. P. & Wong, D. F., Mar 1996, 1996 ED&TC European Design and Test Conference. IEEE, p. 230-236 7 p. 494154. (Proceedings of 1996 European Conference on Design and Test, EDTC 1996).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    5 Citations (Scopus)

  • Fast algorithm for optimal wire-sizing under Elmore delay model

    Chen, C. P. & Wong, D. F., May 1996, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1996. IEEE, p. 412-415 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    21 Citations (Scopus)

  • On a new timing-driven routing tree problem

    Chang, Y. W., Wong, D. F., Zhu, K. & Wong, C. K., May 1996, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1996. IEEE, p. 420-423 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    2 Citations (Scopus)

  • Universal logic modules for series-parallel functions

    Thakur, S. & Wong, D. F., Feb 1996, 1996 ACM 4th International Symposium on Field-Programmable Gate Arrays, FPGA 1996. IEEE, p. 31-37 7 p. 1377283. (Proceedings of the 1996 ACM 4th International Symposium on Field-Programmable Gate Arrays, FPGA 1996).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access

  • Universal switch-module design for symmetric-array-based FPGAS

    Chang, Y.-W., Wong, D. F. & Wong, C. K., Feb 1996, 1996 ACM 4th International Symposium on Field-Programmable Gate Arrays, FPGA 1996. Association for Computing Machinery (ACM), p. 80-87 8 p. 1377290. (Proceedings of ACM 4th International Symposium on Field-Programmable Gate Arrays, FPGA).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
  • 1995

    Circuit clustering for delay minimization under area and pin constraints

    Yang, H. & Wong, D. F., Mar 1995, 1995 European Conference on Design and Test, EDTC 1995. IEEE, p. 65-70 6 p. (Proceedings of 1995 European Conference on Design and Test, EDTC 1995).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    12 Citations (Scopus)
  • 1994

    Algorithms for a switch module routing problem

    Thakur, S., Wong, D. F. & Muthukrishnan, S., Sept 1994, EURO-DAC '94: Proceedings of the Conference on European Design Automation. Association for Computing Machinery (ACM), p. 265-270 6 p. (Proceedings of the Conference on European Design Automation).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    1 Citation (Scopus)
  • 1993

    A graph partitioning problem for multiple-chip design

    Chen, Y.-P., Wang, T.-C. & Wong, D. F., 6 May 1993, 1993 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, p. 1778-1781 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems (ISCAS); vol. 4).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    3 Citations (Scopus)

  • Cell area minimization by transistor folding

    Her, T. W. & Wong, D. F., 24 Sept 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference. IEEE, p. 172-177 6 p. (European Design Automation Conference).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    5 Citations (Scopus)

  • Fast Boolean matching for field-programmable gate arrays

    Zhu, K. & Wong, D. F., 24 Sept 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference. IEEE, p. 352-357 6 p. (European Design Automation Conference).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    8 Citations (Scopus)

  • HV/VH Trees: A New Spatial Data Structure for Fast Region Queries

    Lai, G. G., Fussell, D. & Wong, D. F., Jul 1993, 30th ACM/IEEE Design Automation Conference - Proceedings 1993. Association for Computing Machinery (ACM), p. 43-47 5 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    Open Access
    9 Citations (Scopus)

  • On optimal approximation of orthogonal polygons

    Chen, Y. P. & Wong, D. F., 6 May 1993, 1993 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, p. 2533-2536 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems (ISCAS); vol. 4).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

  • On over-the-cell channel routing

    Wang, T. C., Wong, D. F., Sun, Y. & Wong, C. K., 24 Sept 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference. IEEE, p. 110-115 6 p. (European Design Automation Conference).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

  • Optimal clustering for delay minimization

    Rajaraman, R. & Wong, D. F., Jul 1993, 30th ACM/IEEE Design Automation Conference - Proceedings 1993. Association for Computing Machinery (ACM), p. 309-314 6 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    38 Citations (Scopus)

  • Switch module design with application to two-dimensional segmentation design

    Zhu, K., Wong, D. F. & Chang, Y. W., 11 Nov 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD). IEEE, p. 480-485 6 p. (IEEE International Conference on Computer-Aided Design).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    15 Citations (Scopus)
  • 1992

    A graph theoretic technique to speed up floorplan area optimization

    Wang, T. C. & Wong, D. F., 12 Jun 1992, 29th ACM/IEEE Design Automation Conference - Proceedings 1992. IEEE, p. 62-68 7 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    9 Citations (Scopus)

  • Channel density minimization by pin permutation

    Cai, Y. & Wong, D. F., 14 Oct 1992, Proceedings of 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors. IEEE, p. 378-382 5 p. (IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

  • On channel segmentation design for row-based FPGAs

    Zhu, K. & Wong, D. F., Nov 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. IEEE, p. 26-29 4 p. (IEEE/ACM International Conference on Computer-Aided Design).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    21 Citations (Scopus)
  • 1991

    A channel/switchbox definition algorithm for building-block layout

    Cai, Y. & Wong, D. F., Jan 1991, 27th ACM/IEEE Design Automation Conference - Proceedings 1990. Association for Computing Machinery (ACM), p. 638-641 4 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    5 Citations (Scopus)

  • A fast algorithm for optimal via-shifting in channel compaction

    Cai, Y. & Wong, D. F., Jun 1991, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 1991. IEEE, p. 1940-1943 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    1 Citation (Scopus)

  • A general multi-layer area router

    Guruswamy, M. & Wong, D. F., Jun 1991, 28th ACM/IEEE Design Automation Conference - Proceedings 1991. Association for Computing Machinery (ACM), p. 335-340 6 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    4 Citations (Scopus)

  • An optimal algorithm for floorplan area optimization

    Wang, T. C. & Wong, D. F., Jan 1991, 27th ACM/IEEE Design Automation Conference - Proceedings 1990. Association for Computing Machinery (ACM), p. 180-186 7 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    49 Citations (Scopus)

  • Area optimization for general floorplans: An analogy to resistive networks

    The, K. S. & Wong, D. F., Jun 1991, Proceedings - IEEE International Symposium on Circuits and Systems 1991. IEEE, p. 2056-2059 4 p. (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

  • Area optimization for higher order hierarchical floorplans

    The, K.-S. & Wong, D. F., 16 Oct 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE, p. 520-523 4 p. (IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    5 Citations (Scopus)

  • Efficient shape curve construction in floorplan design

    Wang, T. C. & Wong, D. F., 28 Feb 1991, Proceedings of the European Conference on Design Automation. IEEE, p. 356-360 5 p. (Proceedings of European Conference on Design Automation).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    3 Citations (Scopus)

  • Minimizing channel density by shifting blocks and terminals

    Cai, Y. & Wong, D. F., 14 Nov 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers. IEEE, p. 524-527 4 p. (IEEE International Conference on Computer-Aided Design).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

  • On minimizing the number of L-shaped channels

    Cai, Y. & Wong, D. F., Jun 1991, 28th ACM/IEEE Design Automation Conference - Proceedings 1991. Association for Computing Machinery (ACM), p. 328-334 7 p. (ACM/IEEE Design Automation Conference - Proceedings).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding › peer-review

    Open Access
    2 Citations (Scopus)

  • On the manifestation of faults to errors in signature analysis

    Chan, J. C., Womack, B. F. & Wong, D. F., 16 Oct 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE, p. 360-363 4 p. (IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

  • Optimal module implementation and its application to transistor placement

    Her, T. W. & Wong, D. F., 14 Nov 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers. IEEE, p. 98-101 4 p. (IEEE International Conference on Computer-Aided Design, ICCAD).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

  • 1990

    An optimal channel pin assignment algorithm

    Cai, Y. & Wong, D. F., 15 Nov 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers. IEEE, p. 10-13 4 p. (IEEE International Conference on Computer-Aided Design).

    Research output: Chapter in book/report/conference proceeding › Conference proceeding

    3 Citations (Scopus)